PACE2: an improved parallel VLSI extractor with parameter extraction
نویسندگان
چکیده
In ICCAD88, we had proposed an efficient parallel algorithm PACE to speed up the first phase of VLSI circuit extraction, called the net list extraction phase. In this paper, we describe an algorithm PACE2 targeted to the second phase of extraction, called the parameter extraction phase. We have interfaced two models for resistance and capacitance. In this paper, we also propose a different partitioning scheme, namely by equal number of rectangles, so as to balance the load. The parallel algorithm has been implemented on the Intel iPSC2/D4-MX hypercube.
منابع مشابه
Hierarchical Mixed-Domain Circuit Simulation, Synthesis and Extraction Methodology for MEMS
Emerging results for mixed-domain circuit simulation, a component-level synthesis strategy, and a layout extractor is presented for use in design of microelectromechanical systems (MEMS). The mixed-domain circuit representation is based on Kirchhoffian network theory. Micromechanical and electromechanical components may be partitioned hierarchically into low-level reusable elements. The MEMS co...
متن کاملA Hierarchical Bridging Fault Extraction Approach for Vlsi Circuit Layouts
Bridging fault extraction and analysis are crucial to deriving high quality bridging fault test generation. As state-of-the-art designs integrate millions of logic gates into a VLSI circuit, a run-time and memory eecient bridging fault extraction approach must be developed to cope with the design complexity. In this paper, a hierarchical bridging fault analyzer-FAULTAN is described. In FAULTAN,...
متن کاملLayout Extraction and Veri cation Methodology for CMOS I/O Circuits
This paper presents a layout extraction and veri cation methodology which targets reliability-driven I/O design for CMOS VLSI chip, speci cally to guard against electrostatic discharge (ESD) stress and latchup. We propose a new device extraction approach to identify devices commonly used in CMOS I/O circuits including MOS transistors, eld transistors, di usion and well resistors, diodes and sil...
متن کاملChallenges in CMOS-MEMS Extraction
CMOS micromachining processes are being increasingly used to fabricate integrated MEMS devices. Verification of such designs requires extraction from layout to mixed domain circuits and MEMS schematics for lumped parameter simulation. The higher etch hole density and multilayer interconnect in CMOS-MEMS designs results in a larger and more complex problem than in polysilicon MEMS. In addition, ...
متن کاملOptimization of Atropine Extraction Process from Atropa Belladonna by Modified Bubble Column Extractor with Ultrasonic Bath
Modified Bubble Column Extraction with Ultrasonic Bath (BCE-UB) method was used to extract atropine from the stem and leaves of Atropa belladonna. Optimum condition were obtained with Kamada solvent which was chloroform-methanol-ammonia 15:15:1(v/v/v) as extraction solvent, the particle size of less than 350 µm, an extraction time of 23.95 min, a liquor to material ratio of 15.08 mL/g and...
متن کامل